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Abstract
LUX is a two-phase (liquid/gas) xenon time projection chamber designed to detect nuclear recoils resulting from interactions with
dark matter particles. Signals from the detector are processed with an FPGA-based digital trigger system that analyzes the incoming
data in real-time, with just a few microsecond latency. The system enables first pass selection of events of interest based on their
pulse shape characteristics and 3D localization of the interactions. It has been shown to be >99% efficient in triggering on S2 signals
induced by only few extracted liquid electrons. It is continuously and reliably operating since its full underground deployment in
early 2013. This document is an overview of the systems capabilities, its inner workings, and its performance.
Keywords: Trigger, Dark matter detectors, DSP, FPGA, DAQ, Baseline subtraction
1. Introduction
The Large Underground Xenon (LUX) detector is located at
the Sanford Underground Research Facility (SURF) at 4850 ft
underground. LUX is designed to detect potential dark mat-
ter candidates called Weakly Interacting Massive Particles
∗Corresponding author: eryk.druszkiewicz@rochester.edu
(WIMPs) [1]. It utilizes a two-phase (liquid/gas) time projec-
tion chamber (TPC) filled with 350 kg of cryogenically cooled
xenon [2, 3]. As shown in Fig. 1, the incoming particles that
interact with xenon atoms induce primary scintillation light,
called S1 light, and ionization electrons. From the point of in-
teraction, the ionization electrons drift towards the surface in a
uniform electric field, generated by gate (top) and cathode (bot-
tom) wire grids. Once the electrons reach the liquid surface,
Preprint submitted to Elsevier February 9, 2016
Figure 2: Overview of the signal and data flow in LUX. The PMT signals are pre-amplified immediately after leaving the xenon space. Post-amplifiers give the
signals their final gain and anti-aliased shape, before they are fed into the Struck and Trigger digitizers [4, 5]. The trigger informs the Strucks about events of
interest. Reduced quantities of the trigger system are merged with the waveform data stream (via XLM module) and stored for off-line verification and analysis.
they are extracted into the gas region by a strong electric field.
As the electrons are accelerated in the xenon gas, they create
electroluminescence, called S2 light. The relation between the
S1 and S2 light enables identification of the type of interaction
that generated them.
Figure 1: Depiction of signal generation in the LUX detector [4]. Upon an
interaction with the xenon medium, a prompt primary light signal (S1) is fol-
lowed by a wider secondary light signal (S2), with appropriate time separation
due to the drift length of electrons to the gas phase of the detector.
The signals are detected and amplified with 122 photomulti-
plier tubes (PMTs), split equally between arrays at the top and
bottom of the TPC [4]. Figure 2 shows an overview of the LUX
signal and data flow. The PMT signals are shaped and ampli-
fied by Pre- and Post-Amplifiers. The individual PMT channels
are summed into 16 groups before reaching the Trigger System.
PMTs are set to generate about 3.3 × 106 electrons per photo-
electron (phe), which at the PMT output corresponds to a pulse
with an area of ∼13.3 mVns. The analog chain amplification
and shaping increases single phe pulse area to ∼151 mVns and
FWTM of 54 ns at the trigger digitizers.
The first WIMP search based on the analysis of 85.3 live-
days of data with a fiducial volume of 118 kg, allowed for set-
ting a limit on spin-independent WIMP-nucleon elastic scat-
tering with a minimum upper limit on the cross section of
7.6 × 10−46 cm2 at a WIMP mass of 33 GeV/c2 [6]. Currently
the LUX experiment is in its 300-day run, that is due to con-
clude mid 2016 and will further improve the limit.
This paper presents an overview of the LUX trigger system,
which is required to make real-time event selection based on the
S1 and S2-type signals. It is required to be sensitive to single
phe and single liquid electron signals. To keep the dead time of
the system, due to estimated PMT dark rate, at a 1% level or bet-
ter, the selection decisions are required to be made within 10 µs
window. The system was designed with more features than are
being used in the actual WIMP-search run (Section 7.3).
2. Trigger System Overview
The LUX trigger is a powerful system that has the ability to
use the pulse shape information of the PMT signals to iden-
tify potential dark matter events and reject background events
(e.g. events outside an inner fiducial volume, events with large
energy depositions). Having the ability to differentiate between
S1 and S2 signals, the trigger system can accept events in modes
that use just S1 signal information, just S2 signal information,
or the combination of the two. Pattern recognition is used to
select events of interest based on the time, energy, and spatial
information provided by the PMTs. Background events associ-
ated with large S1 and/or S2 signals and/or invalid geometrical
patterns can be vetoed. The system is designed to make the
trigger decision within as little as 1 µs from the time an interac-
tion of interest occurs. Real-time processing is made possible
thanks to FPGA technology. When used correctly, it is depend-
able, flexible, and cost effective, especially for projects requir-
ing iterative development.
The analog sums of seven to eight PMTs are sent to the trig-
ger system, as shown in Fig. 3. The summed signals are digi-
tized and processed by two DDC-8DSP modules (Fig. 4a) [7].
The digitization is done at 64 MHz with 14-bit resolution.
The two DDC-8DSP modules communicate with the Trigger
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Builder (TB) (Fig. 4b). The TB is used to make more advanced
trigger decisions using information from both top and bottom
PMTs. The Fast and Slow Links use HDMI cables and the rest
of the signals travel over regular LEMO cables. The fast unidi-
rectional link uses four differential pairs (LVDS) of the HDMI
standard and is used to transfer data blocks, such as S1 and S2
hit vectors, waveforms, timestamps, and other reduced quanti-
ties. The slow link uses seven single-ended, bidirectional con-
nections of the HDMI standard and is used to communicate the
finite state machine states across the boards.
Figure 3: Schematic diagram of the LUX trigger. The TB interacts closely with
the DDC-8DSPs as well as other DAQ components such as the XLM mod-
ule. Trigger decisions and reduced quantities are timestamped using external
100 MHz DAQ clock. Details are provided in the main text.
The TB has one HDMI connection dedicated to send op-
erational, configuration, and diagnostic information to an Ex-
tended Logic Module (XLM) [8], located in the VME crate
of the DAQ system. This allows the trigger information to be
merged with the DAQ data stream for off-line cross-checks and
analysis. Since the DAQ and Trigger systems run off 100 MHz
and 64 MHz clocks, respectively, the trigger decisions and re-
duced quantities are time-stamped using the DAQ clock, using
dedicated high-speed DSP48A slices on the FPGA [9].
The DDC-8DSPs and the TB are both controlled via a USB
2.0 interface using a dedicated host computer. The USB 2.0
communication is deployed using USB-over-Fiber [10] for per-
formance and minimizing the potential for ground loops.
3. Filters
3.1. Analog filters
3.1.1. Butterworth and 2nd-order Bessel Filters
The DDC-8DSP has two stage filtering at each analog input.
A passive Butterworth filter provides initial signal conditioning.
The Butterworth filter is followed by a 2nd-order Bessel filter.
This is an active filter which was designed as an anti-aliasing
filter that has minimal overshoot characteristics. Both filters
have been tuned to have a corner frequency of 24 MHz.
3.1.2. Spice simulations
In order to predict the trigger performance, the entire elec-
tronics chain was modeled using LTSpice [11]. Figure 5 shows
an example of the output of the LTSpice simulations.
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Figure 5: A 200 photoelectron ideal S1 pulse propagated through the LT-
Spice model. The raw PMT signal (PMT), Pre-Amplifier output (Pre-Amp),
Post-Amplifier DDC-8DSP output (Post-Amp), and the DDC-8DSP ADC in-
put (ADC) are shown.
3.2. Digital filters
The digitized input signals are processed on the FPGA. The
digital filter implemented on the FPGA is an FIR filter which is
defined by the following general equation:
h(i) = B

i−(m+n)∑
j=i−(2n+m−1)
x( j)
−A

i−n∑
j=i−(m+n−1)
x( j)
+B

i∑
j=i−(n−1)
x( j)
 .
(1)
The parameters m and n define the sample width of the main
and side filter lobes, respectively. The A and B parameters are
the filter coefficients for the main and side lobes, respectively.
In order for the filter to eliminate baseline variations, the filter
coefficients must have a total weight of zero. This requires that
A · m = 2 · B · n. Figure 6 shows the filter response to an
input pulse. The filter acts as an integrator and its response is
proportional to the area of the input pulse when m is tuned to
the signal width.
3.2.1. S1 Filter
The S1 filter is adjusted to detect S1-like pulses. It is defined
by Eq. (1) with parameters A = 1, B = 0.5, and m = n, and
it is shown in Fig. 7. The filter width (n) is programmable and
can be 1 to 16 samples, which on a 64-MHz platform corre-
sponds to a filter width range of 15.625 to 250 ns. This range is
sufficient for the trigger to encapsulate a typical S1-like pulse
which has a FWHM of ∼80 ns. Although the filter reduces the
effect of baseline variations, it increases the noise associated
with summing multiple digitized samples. The noise observed
at the ADC output is increased by a factor expressed by Eq. (2)
√
A2n + B2m + A2n =
√
2A2n + B2m (2)
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Figure 4: a) The DDC-8DSP captures data with 14-bit resolution at 64MHz and processes it with a Xilinx Spartan-3A DSP FPGA. b) The Trigger Builder uses a
Spartan-3E 500 Xilinx FPGA and enables second level processing of data received over high speed HDMI links. It allows making sophisticated trigger decisions
based on information from both top and bottom PMTs.
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Figure 6: Sample response of S1 filter with width (n) set to 4. The filter per-
forms baseline subtraction and its response is proportional to the area of the
input pulse.
Figure 7: Depiction of the S1 filter with a main to side lobe ratio of 1:1.
and for the S1 filter equals
√
3
2 n.
The filter efficiency to reject relatively slow baseline varia-
tions was estimated in the following way. We recorded noise
waveforms of the analog chain as seen by the ADCs on the
DDC-8DSP boards, passed them through the S1 filter (n = 4),
and measured the RMS noise at its output. Then we took the
same noise waveforms, added sinusoidal signals with known
amplitude and frequency, passed them through the S1 filter,
and measured the RMS noise at the filter output. The result-
ing change in RMS noise as a function of the amplitude and
frequency of the sinusoidal baseline component is shown in
Fig. 8. The increase in noise at the filter output is very small
over a broad range of amplitudes and frequencies. It reaches
just above 0.5% for relatively big superimposed baseline varia-
tion of 200 mV (pk-pk) and 50 kHz.
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Figure 8: Immunity of S1 filter (n = 4) to sinusoidal baseline variations.
3.2.1.1. S1-like pulse generation
In order to evaluate the performance of the S1 filter, one needs
to be able to simulate S1-like pulses at the PMT output, which
can be passed into the Spice model and analyzed further. An-
alyzing actual PMT output signals [12, 13] we conclude that
single phe pulses can be safely approximated with a Gaussian
function, but as the number of phes grows within the pulse, the
overall shape morphs to one expressed by the following enve-
lope:
S 1Envelope = A ·
(
exp
(−t + t0
τ1
)
− exp
(−t + t0
τ2
))
· u0(t− t0). (3)
Measurements showed that S1 pulses are bounded by a pulse
shape with a ∼5.5 ns rise-time and a ∼29 ns fall-time. The rise-
time is defined as the time required to go from 10% to 90% of
the pulse amplitude. The fall time is defined as the time from
the peak of the pulse to 1/e of the peak value, which closely
matches the triplet decay time in liquid xenon [12]. The values
of τ1 and τ2 in Eq. 3, adjusted to reproduce the measured rise
and fall times are, ∼5 ns and ∼23 ns, respectively. In order to
generate a multi-phe S1-like pulse with an envelope as shown
in Fig. 9 one needs to superimpose a number of single phes with
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Figure 9: a - S1 pulse shape envelope with a 5.5 ns rise-time and a 29 ns fall-
time. b- Sample S1 induced by 100 photoelectrons. c - Sample S1 induced by
20 photoelectrons.
appropriate time offsets, such that, as the number of phes grows,
the resulting pulse envelope has a shape similar to that observed
in the experimental data. To do that one needs to take the pulse
envelope, normalize its area to unity, and perform a cumulative
sum on it. The (0,1) range of the cumulative sum yields a prob-
ability mapping that allows us to use a uniform random number
generator to obtain a set of offsets for the construction of a large
S1 like pulse.
3.2.1.2. Dynamic Range
S1-like pulses with a given number of phes are passed through
the model of the analog chain and the S1 filter. By recording
the maximum output values of the S1 filter as a function of
the filter width n, a dynamic range can be determined, as is
shown in Fig. 10. The results of the simulations for a nominal
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Figure 10: S1 filter dynamic range for a single DDC-8DSP channel for differ-
ent filter widths (n). For reference: a) 30 phe S1 upper cut for Run3 WIMP
search [6], b) The full 137Cs energy deposition peak from the 662 keV γ-rays
appears at 5624 phe (562 phe per trigger channel of the bottom PMTs) [14],
c) S1 pulses from γ ray events reach up to 1.5 × 104 phe (1500 phe per trigger
channel of the bottom PMTs) [15].
PMT gain of 3.3 × 106 show that we can expect linearity up
to about 800 phes. This range is relatively independent of the
filter length. Because of the monotonicity of the filter response
for n ≥ 4, one can still perform pulse area discrimination in the
non-linear region. For shorter filters (e.g. n = 3) there is a slight
falloff for the S1 filter output for pulses above 1400 phes. This
is related to short filters being more sensitive to the side-effects
of progressively larger saturation of analog input stages.
3.2.1.3. Filter sensitivity
In order to estimate the lower threshold that can be applied to
the S1 filter output we carried simulations that evaluate the fol-
lowing:
• False trigger rate – determine how many times per second
the S1 filter will identify a noise fluctuation in the baseline
as a valid pulse for a given threshold.
• Trigger efficiency – estimate what fraction of single phe
pulses will cross the lower threshold of the S1 filter and
thus be identified as a valid S1-like pulse.
In all our simulations we have used real noise baseline sets col-
lected at SURF. The sets represent the electronic noise induced
on one trigger channel when eight PMT bases were fully biased
and the signal was passed through the entire analog chain to
the trigger input. A few thousand waveforms, each containing
128 K samples, were captured with the DDC-8DSPs, totaling
four seconds worth of noise waveforms. The simulations take
into account the PMT single phe response which can be reason-
ably approximated by a Gaussian distribution with a sigma of
37%.
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Figure 11: Efficiency of the trigger S1 filter in detecting single photoelectrons
when accepting 1 Hz of false triggers. Having to sum multiple PMT signals for
the trigger channels decreases the detection efficiency by ∼15%.
Simulation results shown in Fig. 3.2.1.3 indicate that an S1
filter width (n) of three samples yields the best single phe detec-
tion efficiency, but at the price of the dynamic range as shown
earlier in Fig. 10. Finally, a width of four samples has been de-
termined to be optimal. If individual PMTs were connected to
individual trigger channels, we could expect a up to 95% effi-
ciency in detecting single photoelectrons with a ∼1 Hz of false
triggers. However, summing PMT channels increases the level
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of the baseline noise and forces us to raise the threshold to pre-
serve the ∼1 Hz of false triggers. According to the simulations
the higher threshold causes a drop in efficiency of detecting sin-
gle phes to ∼80%.
3.2.2. S2 Filter
The S2 signals are wider than the S1 signals and thus require
an appropriately longer filter. The filter shape is different from
the S1 filter. It is still defined by Eq. (1), but with A = 1, B = 2
and m = 4 · n. The parameter n is programmable and can be
1 to 64 samples, which on a 64-MHz platform corresponds to
filter width (m) range of 62.5 ns to 4 µs. For this filter, the ratio
of the width of the main lobe to the side lobe is changed from
1:1 to 4:1, as shown in Fig. 12. This enables us to save 50%
pipeline delay elements associated with the filters in the FPGA.
The four times smaller width of the side lobe enables better
discrimination of S2-like pulses which arrive close together, in
for example multiple scatter events. If the filter width (m) is
set to 2 µs, then with a 1:1 S2 filter the minimal recommended
pulse separation (defined as time-at-baseline) is ∼2 µs, while for
the 4:1 S2 filter the recommended pulse separation drops down
to ∼500 ns. These recommended separations come directly from
the size of the side lobes (n).
Figure 12: S2 filter with a main to side lobe ratio of 4:1, which saves 50% of
FPGA pipeline resources, and enables better separation of adjacent pulses.
3.2.2.1. S2-like pulse generation
The signals at the PMT output that are associated with S2-like
pulses have been found to be well approximated by the superpo-
sition of individual photoelectrons with a Gaussian distribution
envelope. The width of the distribution is mostly dependent
on the depth of the interaction and the drift field, and a typical
value of 280 ns (1σ) has been chosen for the study. The indi-
vidual photoelectrons are approximated with a Gaussian shape
with a FWHM of 7.7 ns and an area of 13.3 mVns for a PMT
gain of 3.3 × 106. Such S2-like pulses are fed into the simula-
tion model which yields the expected output of the ADCs on
the DDC-8DSP modules. A sample of a simulated S2 signal is
shown in Fig. 13.
3.2.2.2. S2 Dynamic Range
By passing the simulated pulse with a known amount of pho-
toelectrons through the S2 filter and recording the maximum
output value, a dynamic range plot can be generated, shown in
Fig. 14. For a single trigger channel, the S2-filter response is
linear up to 11,000 photoelectrons. Beyond that, the response
is not linear, but pulse area discrimination is still possible.
In order to estimate the lower threshold that can be set on the
S2 filter output, the following two elements have been analyzed:
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Figure 13: a - S2 pulse envelope with a width of 280 ns (1σ). b- Sample S2
induced by 1000 photoelectrons. c - Sample S2 pulse induced by 200 photo-
electrons.
1.4x106
1.2
1.0
0.8
0.6
0.4
0.2
0.0
S2
 F
ilt
er
 R
es
po
ns
e 
(pr
op
. to
 ar
ea
)
25,00020,00015,00010,0005,0000
S2 size (phe)
(a) (b) (c)
Figure 14: S2 filter dynamic range for a single DDC-8DSP channel. For ref-
erence: a - For Run3 WIMP search the upper limit of S2 total size was 3300
phe (at most ∼730 phe in one trigger channel) [6], b - The LUX PMT has a
non-linearity of 2% at 9,000 phe, c - The coupling capacitors of the LUX PMT
base fully deplete for pulse size of 23,000 phe [16].
• False trigger rate – estimation of the rate of S2 filter lower
threshold crossings due to fluctuations in the baseline.
• S2 filter response to very small signals induced by as little
as six photoelectrons in a single summed trigger channel.
Figure 15 shows that, with the measured noise levels of
summed channels, the S2 filter can detect 99.9% of six pho-
toelectrons pulses seen by a single trigger channel, with at most
1 Hz of false triggers. A single liquid electron, which is an elec-
tron extracted from the surface of the liquid xenon, is expected
to produce a total of 20-30 photoelectrons.
3.2.3. S1 and S2 pulse identification
By design, the S1 filter is sensitive to S1-like features of real
S2 pulses. To reduce the effect of S1 filter triggering on real
S2-like pulses, we have a user selectable option where an S1
Found = (S1 filter did and S2 filter did not cross threshold). If
this option is selected, the S1 filter response is delayed to align
it with the S2 filter response and then a requirement of crossing
the lower threshold of the S1 filter and not crossing the lower
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Figure 15: a - False Trigger rate of a 2 µs wide S2 filter in response to a real
noise waveform representing a single trigger channel, b - distribution of the
peak responses of the S2 filter to six photoelectron S2 input signals seen by a
single trigger channel.
threshold of the S2 filter is imposed. A sample of proper S1
and S2-like pulse identification is shown in Fig. 16. It should
be noted that this approach for S1 pulses whose area exceeds
the lower threshold of the S2 filter, will not generate a trigger.
Generated event
S1 Found
S2 Found
Trigger
a
b
Figure 16: Generated S1&S2 event and the trigger response. Ch4 - event wave-
form. Ch3 - signal indicating an S1 was found, in this case S1 = S1 not S2,
hence the detection delay. Ch2 - signal indicating an S2 was found. Ch1 - final
trigger decision at the Trigger Builder level. Labels a and b are referenced in
section 7.2.
4. Trigger modes
The trigger has the capability to differentiate between S1 and
S2 signals, and identify events based solely on S1 or S2 sig-
nal information, or combined S1 and S2 signal information.
The following three trigger modes have been defined: S1Mode,
S2Mode and S1&S2Mode.
4.1. S1 Mode, S2 Mode
S1Mode and S2Mode are similar. Their Finite State Machine
(FSM) flow is shown in Fig. 17 except that they search for dif-
ferent pulse types. When the search for an event of interest be-
gins, there is the option to require that the detector is quiet for a
certain period of time. During this quiet time, no trigger channel
can see a signal that crosses the lower threshold of the S1 filters,
independent of the trigger mode. The length of the quiet time
is user selectable and can range from 0 to 65 ms in 1 µs steps.
The first signal that is detected after the quiet time requirement
is satisfied initiates the beginning of the coincidence window.
The length of the coincidence window is user selectable and can
range from 120 ns to 8 µs in 32 ns steps. It is separate for S1
and S2. At the end of the coincidence window we record which
channels saw their respective filter lower thresholds crossed.
We store that information in hit-vectors and pass it to the TB for
further processing. We also keep track of which trigger channel
generates the maximum S2 filter response which enables more
precise fiducialization of events (Section 5.1). If a trigger con-
dition is met and a trigger signal is issued to the DAQ system, a
hold-off counter is armed with a user-selectable value and starts
counting down until reaching zero. While the hold-off counter
is counting down, no new triggers are sent to the DAQ. This in
many instances prevents triggering on tails of previously trig-
gered interactions. The hold-off time can range from 4 µs to
65 ms in 1 µs steps.
Ch0
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1
1
0
1
1
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4 61 5 3
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Figure 17: a) S1Mode, b) S2Mode, 1- Programmable quiet time, 2- S1 coinci-
dence window, 3- programmable hold-off, 4- S1 hit-vector, 5- S2 coincidence
window, 6- S2 hit-vector. The red and purple traces depict input signals and
their filter responses, respectively.
4.2. S1&S2 Mode
S1&S2Mode is a combined trigger mode where the FSM uti-
lizes information about the two types of pulses simultaneously.
This mode glues the two previous separate modes together,
by taking into account pulse separation (drift time) which al-
lows cuts to be made on vertical position. This is illustrated
in Fig. 18. The user selectable parameters are the same as de-
scribed earlier with the addition of a new parameter drift time
which can range from 15.625 ns to 1.024 ms in 15.625 ns steps.
After the S1 coincidence window runs out, the drift time counter
starts incrementing. If it reaches the user selected value and if
no S2-like pulse is found, the trigger issues a reset and starts
looking for another event of interest. If an S2-like signal is
found before the drift time counter runs out, then the current
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trigger cycle is carried out to the end (as it would in S2 Mode).
At the end of S1&S2 Mode cycle at the DDC-8DSP level we
are left with appropriate S1 and S2 hit-vectors and the record of
which channel generated the maximum S2 filter response and
what its value was during the cycle. This information is sent to
the TB for further processing.
Ch0
Ch1
Ch7
1 2 3 4 5
1
1
0
1
1
1
6 7
Figure 18: S1&S2 combined mode, 1- quiet time, 2- S1 coincidence window,
3- drift time, 4- S2 coincidence window, 5- hold-off, 6,7- S1 and S2 hit-vectors.
5. Trigger Maps
There are two levels of Trigger Maps (TM). One is at the
DDC-8DSP and one is at the Trigger Builder level. The Trig-
ger Map on the DDC-8DSPs allows us to validate events based
on the geometrical information provided by the S1 and S2 hit-
vectors. Once the DDC-8DSP is done capturing the hit-vectors
the S1 and S2 8-bit counterparts are concatenated to form a
16-bit address which is passed into the TM. It has 216 single
bit positions referenced by the just formed 16-bit address. The
TMs bit positions are populated before the run by the end-user
in a manner shown in Fig. 19. A bit value of one indicates that
the event with such a hit-address is of interest.
Figure 19: Trigger Map at the DDC-8DSP level. The hit-vectors concatenated
form a 16-bit address of the look-up table.
The TB was designed to work with up to seven DDC-8DSP
modules. It can receive up to 56 bits worth of S1 or S2 hit-
vectors. As a trigger map covering the potential 256 combina-
tions is beyond our memory resources, we developed a transla-
tion scheme, shown in Fig. 20. The up to 56-bit long hit-vectors
are mapped into a secondary 16-bit hit-vector. Each of the re-
ceived hit-bits is assigned to a hit-counter which represents the
geometrical area to which a given group of PMTs was assigned.
We scan through the hit-vectors and each time we see a logical
one in a given cell, we find the hit counter tied to the given
bit and increment it. This generates a sixteen cell count-vector
that contain number of hits each area received. Based on user-
defined counter thresholds we translate the count-vector into a
final 16-bit hit-vector, which is passed to the TBs Trigger Map.
It is worth noting that this translation module can be viewed as
a very flexible multiplicity discriminator.
Figure 20: Trigger processing flow from the point where the DDC-8DSP mod-
ules send the reduced quantities, such as hit-vectors, maximum filter response,
timestamps, to the TB where the final trigger decision is made.
5.1. PMT summing and maximum-based trigger
After analyzing many different summing approaches, the
PMTs have been summed according to the map shown in
Fig. 21. For each PMT array (top and bottom) three sums (T1-
T3, B1-B3) are dedicated to the outer PMTs and five (T4-T8,
B4-B8) cover the PMTs above/below the fiducial volume, in-
dicated in the figure with a dashed circle. PMTs are assigned
to groups in such a way that no adjacent PMTs are in the same
group, thus minimizing the saturation of the analog sum for
large S2s. Using LUXSim [17] we investigated the efficiency
of event fiducialization capability of the trigger. We generated a
set of events with known positions along the radius of the detec-
tor and applied different trigger algorithms. We found that using
information only from threshold crossings has limitations, be-
cause this approach has to be optimized for ranges of energies.
If one optimizes it for high energy events, smaller events from
the outer volume will leak in, shown by curve 1 in Fig 22. If
one optimizes the thresholds for low energy events, then bigger
fiducial volume events close to the boundary will be rejected,
shown by curve 2 in Fig. 22. To improve the triggering ef-
ficiency at the edge of the fiducial volume and minimize the
dependency on event energy, we developed a maximum-based
trigger on the FPGA. In this mode we keep track of which trig-
ger group sees the maximum filter response in a given event.
The TM performs multiplicity discrimination and its output is
combined with the maximum filter response to make a final trig-
ger decision. For example if the Trigger Map determines that
the coincidence condition is satisfied and the maximum signal
was detected in one of the groups associated with the top PMTs
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Figure 21: Summing map for top (a) and bottom (b) PMTs. While scrambled to
maximize the dynamic range, the grouping preserves the outer and inner PMT
separation for event fiducialization. The fiducial volume boundary is indicated
with the dashed-line circle.
above the fiducial volume, we accept a given event as valid,
otherwise we reject it.
The maximum-based trigger improves the fiducialization ef-
ficiency, defined as deviation from the ideal cut at the FV edge,
as shown by curve 3 in Fig. 22. Because the FV edge cuts
through the space covered by the inner-corner PMTs, we found
that we can further improve the efficiency by summing them
into one group in the top array (T4) and not taking this group
into account when making the maximum detection based trig-
ger, shown by curve 4 in Fig. 22.
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Figure 22: Efficiency of accepting fiducial volume events: 1 - using threshold
crossing optimized for large events (10,000 phe), 2 - using threshold crossing
optimized for small events (7,500 phe), 3 - using maximum detection with T4
PMTs included, 4 - using maximum detection with T4 PMTs excluded. The
solid lines are shown as eye-guides.
6. Firmware and Software
The FPGA firmware has been developed in Xilinx ISE
environment [18] using VHDL. The DDC-8DSP FPGA design
consists of ∼5,000 lines of code and utilizes 27% of the
available resources. The Trigger Builder FPGA design consists
of nearly 3,000 lines of code and utilizes 21% of the available
resources.
The FX USB controller firmware has been developed in
µVision3 [19] using C for 8051 processors. As the starting
point we took a sample framework provided by Cypress
Semiconductor [20]. For the FX controller on DDC-8DSP
we expanded it by adding just over 1,000 lines of code which
almost fully utilizes the available resources. For the FX
controller on the Trigger Builder we had to add just over 300
lines of code.
The USB communication has been realized using
LibUSB [21]. It is an open-source USB communication
library that allows cross-platform access to USB devices and
has extended functionality such as read/write timeouts. In
order to use the LibUsb library in the PC control software, a
wrapper Dll library has been written in Dev-C++ [22].
The host PC control software is written in BlackBox
Component Builder. It is a Component Pascal development
environment offered by Oberon Microsystems [23]. We have
found this environment to be stable and rather friendly in
rapid-prototyping. The implementation of the functionality for
LUX took just above 3,000 lines of code. The developed GUI
consist of two main and five support panels. Figure 23 shows
one of the user configuration menus.
Figure 23: Configuration menu of the DDC-8DSP modules. There are 20+
independent and configurable trigger parameters on the DDC-8DSP alone.
The triggering system is tightly coupled with the rest of the
experiment via central MySQL databases. Whenever an DAQ
acquisition is initiated, the trigger is re-programmed with the
appropriate preset or custom settings which are saved in the
database as an XML string [24]. This aids record keeping and
improves the integrity of collected data.
The system constantly calculates an average trigger rate
over ten second periods and reports these averages to the slow
control system for storage and monitoring. This aids keeping
track of the detector stability in time and allows operators to
set additional alarm conditions.
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7. Performance
7.1. False Trigger Rates
It is critical to diagnose problems that impact the data being
collected as soon as possible. To constantly monitor the trig-
ger behavior we developed trigger sweeping. It measures and
records the rate of pulses seen by the S1 and S2 filters as a func-
tion of thresholds. It has been parallelized in such a way that
it can run constantly in the background while the trigger sys-
tem is operating and does not affect its performance. Figure 24
shows one of the trigger sweeps for the S1 filter, collected dur-
ing one of our noise tests, that brought our attention to unex-
pected crosstalk from a liquid xenon level sensor.
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Figure 24: Trigger channel sweep showing crosstalk due to level sensors.
7.2. Trigger decision latency
The latency of the S1 Found signal, labeled by a in Fig. 16,
is associated with S1 = S1 not S2 being enabled and depends on
the S1 and S2 filter lengths. The latency of 3 µs between an S2
being detected and the final trigger pulse is the sum of time of
the programmed coincidence window in this case 2 µs, the time
required to send reduced quantities to the TB, and the time to
compute the final trigger decision, is shown by b in Fig. 16.
7.3. First WIMP Search
During the first WIMP search the trigger operated in
S2Mode. In that mode, the S2 filter threshold was set to 8 phe
on each of the trigger group channels and the coincidence was
set to ≥ 2 within a 2 µs time window. The hold-offwas set to 1–
4 ms, intentionally preventing additional triggers after large S2
pulses. Utilizing the trigger in this way minimized the chances
of discarding potentially good events, while still offering signif-
icant savings in computational resources needed during event
building. The measured trigger efficiency reaches 99.9% for S2
pulses with a total size of 100 phe [25], which is a comfortable
margin away from the 200 phe lower S2 cut in the experiments’
first WIMP search analysis [6].
7.3.1. Sample triggered low energy event
The ability to capture very small energy-wise events is crit-
ical for success of LUX. Figure 25 shows a sample 1.5 keVee
interaction event identified in the detector by the LUX trigger
system during the first WIMP search.
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Figure 25: A very small 1.5 keVee sample event in the LUX detector identified
by the LUX trigger system.
The smallest S2 signal in LUX is one induced by a single
extracted electron from the liquid surface. Such a signal on
average has a total size of 24.6 phe [6]. Figure 26 shows that
the LUX trigger system is capable of triggering on signals from
single extracted electrons.
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Figure 26: An example of a single extracted electron with a total pulse area of
only 24.6 phe which was detected by the LUX trigger system.
7.4. Power consumption
During off-line verification of the trigger system perfor-
mance, where a software model of the trigger was devel-
oped [25], it has been estimated that a software trigger would
require a dedicated ∼150 CPU computational cluster to keep up
with the deployed LUX trigger system. Such a dedicated clus-
ter would require ∼6.7 kW to just power the CPUs themselves,
while the LUX trigger boards consume a total of ∼15 W [26].
8. Conclusions
The LUX trigger is a powerful system that has been finely
tuned and optimized for the LUX dark matter search experi-
ment. This was achieved mainly by developing custom dig-
ital processing hardware and low-level FPGA firmware. De-
spite being forced to sum the PMT signals into sixteen trigger
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groups, the dynamic range has been optimized to accommodate
low-energy dark matter searches, as well as high-energy detec-
tor calibrations. The trigger system has been shown to be sen-
sitive to S2 signals induced by a single extracted electron with
a latency of just few microseconds. Although the LUX exper-
iment did not need to fully utilize the feature set of the devel-
oped trigger system, its flexibility and performance have shown
to be invaluable at all the stages of the experiment. The system
has been reliably operating since its underground deployment
in early 2013 and currently continues to enable data collection
during LUX experiments’ 300-day run. The experience gained
through this work has already shown to be important in the de-
velopment of next-generation LZ experiment [27].
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